Peter W. Cook, Dale L. Critchlow, et al.
IEEE JSSC
An MOS comparator circuit capable of detecting difference signals as low as 1 mV in 3 µs has been designed, built, and tested. The circuit does not require high accuracy components or tight control of device parameter tolerances. © 1978, IEEE. All rights reserved.
Peter W. Cook, Dale L. Critchlow, et al.
IEEE JSSC
Toshiaki Kirihata, Sang H. Dhong, et al.
IEEE Journal of Solid-State Circuits
Lewis M. Terman, Lawrence G. Heller
IEEE JSSC
Nicky C.C. Lu, Hu H. Chao, et al.
IEEE Journal of Solid-State Circuits