PaperAn agile post-silicon validation methodology for the address translation mechanisms of modern microprocessors
Conference paperUnveiling difficult bugs in address translation caching arrays for effective post-silicon validation
Conference paperISA-independent post-silicon validation for the address translation mechanisms of modern microprocessors