Phillip J. Restle, Albert E. Ruehli, et al.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Paper
Capacitance Models for Integrated Circuit Metallization Wires
Abstract
New concepts are introduced relating aspects of circuit theory to the multicapacitances which can be obtained from a computer program for multiconductor geometries. These concepts are applied to the wiring of an integrated circuit chip. Capacitances are found for crossovers, vias, and right angle bends for a realistic geometry. Copyright © 1975 by The Institute of Electrical and Electronics Engineers, Inc.
Related
Conference paper
Impedance design for multi-layered vias
Xiaoxiong Gu, Albert E. Ruehli, et al.
EPEPS 2008
Richard E. Matick, Albert E. Ruehli
IEEE Transactions on CPMT
Conference paper
On adding metalization to improve via performance on PCBs
Albert E. Ruehli, Xiaoxiong Gu, et al.
EPEPS 2009