Bharat Sukhwani, Hong Min, et al.
IEEE Micro
The low latency and high throughput requirements of high-frequency trading has resulted in increasing adoption of dedicated hardware for processing financial feeds. Development of hardware platforms, however, is plagued with slow design/verification cycles compared to their software counterparts. In this work, we present FINPAGE, a FINancial PArser GEnerator, to automatically generate hardware structures for parsing financial feeds. Given a high-level feed format description, FINPAGE generates an area-efficient hardware parser capable of processing feeds at line rate. © 2013 IEEE.
Bharat Sukhwani, Hong Min, et al.
IEEE Micro
Dmitry Malioutov
GlobalSIP 2013
Gheorghe Almasi, Sameh Asaad, et al.
IBM J. Res. Dev
Dajung Lee, Roger Moussalli, et al.
FCCM 2016