Conference paper
High speed device testing and internal node diagnostics
Abstract
The performance of micron and submicron devices and chips for the coming decade is advancing at a rapid pace. The requirements to test these ultrafast, small, and dense circuits give rise to great challenges for high speed testing. Methodology to meet these challenges and yet unsolved forthcoming problems are discussed.
Related
Conference paper
Unassisted true analog neural network training chip
Conference paper