Alberto Valdes-Garcia, Jose Silva-Martinez, et al.
IEEE Design and Test of Computers
The effect of gate resistance on the high frequency device properties of graphene transistors is explored. Decreasing this resistance does not alter the current gain cutoff frequency (f T), but it does allow for the power gain cutoff frequency (f max) to be increased. Analysis of this effect reveals that the relative rate of change between f T and f max is most sensitive to the relationship between the parasitic resistance in the device channel and the output conductance, a manifestation of device scaling in the triode regime. This result underlies the importance of a small output conductance in the scaling of graphene transistors. © 2012 American Institute of Physics.
Alberto Valdes-Garcia, Jose Silva-Martinez, et al.
IEEE Design and Test of Computers
Yilei Li, Hugen Yan, et al.
Nano Letters
Xiaoxiong Gu, Bodhisatwa Sadhu, et al.
VLSI-TSA 2018
Arun Natarajan, Alberto Valdes-Garcia, et al.
IEEE T-MTT