Performance estimation in a simultaneous multithreading processor

We present a model to estimate the performance of dynamically interleaving instruction streams in super-scalar architectures. Instructions executed per cycle (IPC) are calculated from simple descriptions of the workload and hardware. We compare estimates for several programs against results from a simulator.