Conference paper
Optimizing compiler for a CELL processor
Alexandre E. Eichenberger, Kathryn O'Brien, et al.
PACT 2005
Eight synergistic processor units enable the Cell Broadband Engine's breakthrough performance. The SPU architecture implements a novel, pervasively data-parallel architecture combining scalar and SIMD processing on a wide data path. A large number of SPUs per chip provide high thread-level parallelism. © 2006 IEEE.
Alexandre E. Eichenberger, Kathryn O'Brien, et al.
PACT 2005
Victor Zyuban, David Brooks, et al.
IEEE TC
Erik R. Altman, Kemal Ebcioglu, et al.
Proceedings of the IEEE
Jian Fang, Yvo T. B. Mulder, et al.
VLDB Journal