Raphael Polig, Kubilay Atasu, et al.
IEEE Micro
Eight synergistic processor units enable the Cell Broadband Engine's breakthrough performance. The SPU architecture implements a novel, pervasively data-parallel architecture combining scalar and SIMD processing on a wide data path. A large number of SPUs per chip provide high thread-level parallelism. © 2006 IEEE.
Raphael Polig, Kubilay Atasu, et al.
IEEE Micro
Chen-Yong Cher, Michael Gschwind
VEE 2008
Michael Gschwind, Valentina Salapura, et al.
IEEE Transactions on VLSI Systems
Yaping Zhou, Paul M. Harvey, et al.
IEEE Topical Meeting EPEPS 2007