Ruud Haring, Martin Ohmacht, et al.
IEEE Micro
Paper
Synergistic processing in cell's multicore architecture
Abstract
Eight synergistic processor units enable the Cell Broadband Engine's breakthrough performance. The SPU architecture implements a novel, pervasively data-parallel architecture combining scalar and SIMD processing on a wide data path. A large number of SPUs per chip provide high thread-level parallelism. © 2006 IEEE.
Related
Yaping Zhou, Paul M. Harvey, et al.
IEEE Topical Meeting EPEPS 2007
Conference paper
Hardware/software co-design of a fuzzy RISC processor
Valentina Salapura, Michael Gschwind
DATE 1998
Valentina Salapura, Karthik Ganesan, et al.
ISPASS 2008