Saurabh Sant, Andreas Schenk, et al.
DRC 2016
Power dissipation is a fundamental problem for nanoelectronic circuits. Scaling the supply voltage reduces the energy needed for switching, but the field-effect transistors (FETs) in today's integrated circuits require at least 60 mV of gate voltage to increase the current by one order of magnitude at room temperature. Tunnel FETs avoid this limit by using quantum-mechanical band-to-band tunnelling, rather than thermal injection, to inject charge carriers into the device channel. Tunnel FETs based on ultrathin semiconducting films or nanowires could achieve a 100-fold power reduction over complementary metal-oxide-semiconductor (CMOS) transistors, so integrating tunnel FETs with CMOS technology could improve low-power integrated circuits. © 2011 Macmillan Publishers Limited. All rights reserved.
Saurabh Sant, Andreas Schenk, et al.
DRC 2016
Johannes Gooth, Mattias Borg, et al.
Semiconductor Science and Technology
Luca De Michielis, Livio Lattanzio, et al.
IEEE Electron Device Letters
F. Menges, Philipp Mensch, et al.
Nature Communications