Vertical integration after stacking (ViaS) process for low-cost and low-stress 3D silicon integration
- Kuniaki Sueoka
- Akihiro Horibe
- et al.
- 2015
- 3DIC 2015
Publications
Date
Featured collections
Popular topics
54 results for Hiroyuki Mori
Warpage analysis of organic substrates for 2.1D packaging
- Sayuri Kohara
- Keishi Okamoto
- et al.
- 2015
- 3DIC 2015
Dual-side cooling for a three-dimensional (3D) chip stack : Additional cooling from the laminate (substrate) side
- Keiji Matsumoto
- Hiroyuki Mori
- et al.
- 2015
- ECTC 2015
Through silicon via process for effective multi-wafer integration
- Akihiro Horibe
- Kuniaki Sueoka
- et al.
- 2015
- ECTC 2015
Effects of low CTE materials on thermal deformation of organic substrates in flip chip package application
- Hiroyuki Mori
- Sayuri Kohara
- et al.
- 2015
- InterPACK 2015
Warpage modeling technique of organic interposer considering deformation by insulator material shrinkage
- Keishi Okamoto
- Sayuri Kohara
- et al.
- 2015
- ICEP-IAAC 2015
Development and commercialization of solder bump fabrication technology with molten solder injection method
- Toyohiro Aoki
- Kazushige Toriyama
- et al.
- 2015
- J. Jpn. Inst. Electron. Packag.
Cooling from the bottom side (laminate (substrate) side) of a three-dimensional (3D) chip stack
- Keiji Matsumoto
- Hiroyuki Mori
- et al.
- 2014
- 3DIC 2014
Pre-applied inter chip fill for 3D-IC joining
- Yasuhiro Kawase
- Makoto Ikemoto
- et al.
- 2014
- IMAPS 2014
IMS (injection molded solder) technology with liquid photoresist for ultra fine pitch bumping
- Toyohiro Aoki
- Kazushige Toriyama
- et al.
- 2014
- IMAPS 2014