Line edge roughness and spacing effect on low-k TDDB characteristicsF. ChenJ.R. Lloydet al.2008IRPS 2008
Development and optimization of porous pSiCOH interconnect dielectrics for 45 nm and beyondA. GrillS. Gateset al.2008IITC 2008
Extendibility study of a PVD Cu seed process with Ar+ Rf-Plasma enhanced coverage for 45nm interconnectsAndrew H. SimonTibor Bolomet al.2008MRS Spring Meeting 2008
Evaluation of Cu CMP barrier slurries for Ultra Low-k dielectric film (k~2.4) for 45nm technologyFeng ZhaoLaertis Economikoset al.2007ICPT 2007
High performance 45-nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithographyS. NarasimhaK. Onishiet al.2006IEDM 2006
A porous SiCOH dielectric with k=2.4 for high performance BEOL interconnectsS. GatesA. Grillet al.2006ADMETA 2006
A 45 nm CMOS node Cu/low-k/ ULtra low-k PECVD SiCOH (k=2.4) BEOL technologyS. SankaranS. Araiet al.2006IEDM 2006
Low-k/copper integration scheme suitable for ULSI manufacturing from 90nm to 45nm nodesT. NogamiS. Laneet al.2005Optics East 2005
A high performance 90 nm SOI technology with 0.992 μm2 6T-SRAM cellMukesh KhareS. Kuet al.2002IEDM 2002