0.25μm low power CMOS devices and circuits from 8 inch SOI materialsB. ChenA.S. Yapsiret al.1995ICSICT 1995
A high performance BiCMOS technology using 0.25 μm CMOS and double poly 47 GHz bipolarG. ShahidiJ. Warnocket al.1992VLSI Technology 1992
A new planarization technique, using a combination of RIE and chemical mechanical polish (CMP)B. DavariC. Koburgeret al.1989IEDM 1989