Improving yields of high performance 65 nm chips with sputtering top surface of dual stress linerHuilong ZhuDaewon Yanget al.2007VLSI Technology 2007