The design and implementation of a first-generation CELL ProcessorD.C. PhamS. Asanoet al.2005ISSCC 2005
The design and implementation of a first-generation CELL processorD.C. PhamS. Asanoet al.2005ISSCC 2005
1.2 W 66 MHz Superscalar RISC microprocessor for set-tops, video games, and PDAsD.C. PhamJ. Kahleet al.1995ISSCC 1995
Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processorDac PhamHans-Werner Andersonet al.2006ASP-DAC 2006
The design methodology and implementation of a first-generation CELL processor: A multi-core SoCD.C. PhamE. Behnenet al.2005CICC 2005
The design and implementation of a first-generation CELL processor - A multi-core SoCD.C. PhamS. Asanoet al.2005ICICDT 2005
Overview of the architecture, circuit design, and physical implementation of a first-generation cell processorD.C. PhamT. Aipperspachet al.2006IEEE Journal of Solid-State Circuits