Characterization and analysis of gate-induced-drain-leakage current in 45 nm CMOS technologyXiaobin YuanJae-Eun Parket al.2007IIRW 2007
Substrate bias effects in vertical SiGe HBTs fabricated on CMOS-compatible thin film SOITianbing ChenMarco Belliniet al.2005BCTM 2005
Gate-induced-drain-leakage current in 45-nm CMOS technologyXiaohin YuanJae-Eun Parket al.2008IEEE T-DMR