Lowerature wafer bonding for three-dimensional wafer-scale integrationZhe WanKevin Winstelet al.2018S3S 2018
Advanced Arsenic Doped Epitaxial Growth for Source Drain Extension Formation in Scaled FinFET DevicesShogo MochizukiB. Colombeauet al.2018IEDM 2018
Essential edge protection techniques for successful multi-wafer stackingJoshua RubinKevin Winstelet al.2015S3S 2015
Bonding technologies for chip level and wafer level 3D integrationKatsuyuki SakumaSpyridon Skordaset al.2014ECTC 2014
A 0.127 μm2 high performance 65 nm SOI based embedded DRAM for on-processor applicationsG. WangK. Chenget al.2006IEDM 2006