CMOS compatible thin wafer processing using temporary mechanical wafer, adhesive and laser release of thin chips/wafers for 3D integrationBing DangPaul Andryet al.2010ECTC 2010
3D chip-stacking technology with through-silicon vias and low-volume lead free interconnectionsKatsuyuki SakumaPaul S. Andryet al.2008IBM J. Res. Dev
3D chip stacking technology with low-volume lead-free interconnectionsK. SakumaP. Andryet al.2007ECTC 2007