Publications

An 8 Gb/s/pin 9.6 ns row-cycle 288 Mb deca-data rate SDRAM with an I/O error detection scheme

• • Kyu-Hyoun Kim
  • Hoe-Ju Chung
  • et al.
• 2007
• IEEE Journal of Solid-State Circuits