660 MHz self-resetting 8 port, 32×64 bits register file and latch in 0.25 μm SOI technologyR.V. JoshiW. Hwanget al.1998IEEE International SOI Conference 1998
Implementation of a high speed multiport register file in a 1.8V, 0.25 μm CMOS bulk and SOI technologyR.V. JoshiW. Hwanget al.1999International Symposium on VLSI Technology, Systems, and Applications, Proceedings