Repeater Insertion combined with LGR methodology for on-chip interconnect timing optimization
- Michael Moreinis
- Arkadiy Morgenshtein
- et al.
- 2004
- ICECS 2004
Publications
Date
Featured collections
Popular topics
2 results for Michael Moreinis
Logic Gates as Repeaters (LGR) for area-efficient timing optimization
- Michael Moreinis
- Arkadiy Morgenshtein
- et al.
- 2006
- IEEE Transactions on VLSI Systems