A 6.4Gb/s CMOS SerDes core with feedforward and decision-feedback equalizationM. SornaT. Beukemaet al.2005ISSCC 2005
A 6.4Gb/s CMOS SerDes core with feedforward and decision-feedback equalizationM. SornaT. Beukemaet al.2005ISSCC 2005
A 400Mb/s clock and data recovery PLL system in a 0.5UM CMOS asic processJ.S.B. MasonP.J. Murfetet al.1999IEE Colloquium (Digest)
A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalizationTroy BeukemaMichael Sornaet al.2005IEEE Journal of Solid-State Circuits