PMOSFET-based ESD protection in 65nm bulk CMOS technology for improved external latchup robustnessJunjun LiRobert Gauthieret al.2005EOS/ESD 2005
Electrostatic discharge induced oxide breakdown characterization in a 0.1 μm CMOS technologyA. SalmanR. Gauthieret al.2002IRPS 2002