A 45nm low cost low power platform by using integrated dual-stress-liner technologyJ. YuanS.S. Tanet al.2006VLSI Technology 2006
