Characterization of the impact of interconnect design on the capacitive load driven by a global clock distributionG.G. LopezG. Fiorenzaet al.2005GLSVLSI 2005
