1.5-V single work-function W/WN/n+-poly gate CMOS device design with 110-nm buried-channel PMOS for 90-nm vertical-cell DRAMRajesh RengarajanBoyong Heet al.2002IEEE Electron Device Letters