A novel technique for steady state analysis for VLSI circuits in partially depleted SOIR.V. JoshiK. Kroellet al.2004VLSID/Embedded 2004