Energy optimization of multilevel cache architectures for RISC and CISC processorsUming KoPoras T. Balsaraet al.1998IEEE Transactions on VLSI Systems