1.6 ns access, 1 GHz two-way set-predicted and sum-indexed 64-kByte data cacheJoel SilbermanNaoaki Aokiet al.2000VLSI Circuits 2000