0.21 μm2 7F2 trench cell with a locally-open globally-folded dual bitline for 1 Gb/4 Gb DRAMC. RadensU. Grueninget al.1998VLSI Technology 1998