Design Optimization of ASIC Designs via AI-driven RTL-to-GDS Optimization with FloorplanningJenn KazdaWachirawit Ponghiranet al.2025DAC 2025
Parameter Identification for Constitutive Models via Tree-Structured Parzen EstimatorSupattra SingnisaiWachirawit Ponghiran2025ICMT 2025
Cloud bursting an EDA workload with ML-driven technique for future SoC developmentWachirawit PonghiranJinwook Jung2024VLSI Technology and Circuits 2024