Phase edge lithography for sub 0.1 μm electrical channel length in a 200 MM full CMOS processP. AgnelloT. Newmanet al.1995VLSI Technology 1995