Polynomial Time Algorithm for Area and Power Efficient Adder Synthesis in High-Performance DesignsSubhendu RoyMihir Choudhuryet al.2016IEEE TCADIS
Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structuresSubhendu RoyMihir Choudhuryet al.2014IEEE TCADIS
Low cost concurrent error masking using approximate logic circuitsMihir R. ChoudhuryKartik Mohanram2013IEEE TCADIS