Deep learning acceleration in 14nm CMOS compatible ReRAM array: device, material and algorithm co-optimizationN. GongMalte J. Raschet al.2022IEDM 2022
Resistive Memory Process Optimization for High Resistance Switching Toward Scalable Analog Compute Technology for Deep LearningYoungseok KimSoon-Cheon Seoet al.2021IEEE Electron Device Letters
Hardware Algorithm Co-optimization on Resistive RAM Cross-bar Array for Scalable Analog Compute Technology for AI applicationY. KimS.-C. Seoet al.2021SNW 2021
Process-Induced ReRAM Performance Improvement of Atomic Layer Deposited HfO2 for Analog In-Memory Computing ApplicationsSteven ConsiglioH. Higuchiet al.2021IMCS 2021