Integrated dual SPE processes with low contact resistivity for future CMOS technologiesHeng WuSoon-Cheon Seoet al.2017IEDM 2017
Technology viable DC performance elements for Si/SiGe channel CMOS FinFTTG. TsutsuiRuqiang Baoet al.2016IEDM 2016