CLEAR: Crosslayer exploration for architecting resilience combining hardware and software techniques to tolerate soft errors in processor coresEric ChengShahrzad Mirkhaniet al.2016DAC 2016
Tolerating soft errors in processor cores using CLEAR (cross-layer exploration for architecting resilience)Eric ChengShahrzad Mirkhaniet al.2018IEEE TCADIS