Analysis and comparative evaluation of stacked-Transistor half-bridge topologies implemented with 14 nm bulk CMOS technologyPedro André Martins BezerraR.K. Aljamehet al.2017COMPEL 2017