An Analytical Metal Resistance Model and Its Application for Sub-22-nm Metal-Gate CMOSX. MiaoRuqiang Baoet al.2015IEEE Electron Device Letters
A review of III-V planar nanowire arrays: Selective lateral VLS epitaxy and 3D transistorsChen ZhangXin Miaoet al.2017Journal of Physics D: Applied Physics
III-V nanowire transistors for low-power logic applications: A review and outlookChen ZhangXiuling Li2016IEEE T-ED