High performance 14nm SOI FinFET CMOS technology with 0.0174μm2 embedded DRAM and 15 levels of Cu metallizationC.-H.C-H. LinBrian Greeneet al.2014IEDM 2014
Stress liner proximity technique to enhance carrier mobility in high-κ metal gate MOSFETsDechao GuoKathryn Schonenberget al.2009MRS Fall Meeting 2009
Design and optimization of ESD lateral NPN device in 14nm Fin FET SOI CMOS technologyYou LiRahul Mishraet al.2015EOS/ESD 2015
Performance elements for 28nm gate length bulk devices with gate first high-k metal gateJun YuanC. Gruensfelderet al.2010ICSICT 2010