Column-selection-enabled 8T SRAM array with 1R/1W multi-port operation for DVFS-enabled processorsSang Phill ParkSoo Youn Kimet al.2011ISLPED 2011
Energy-delay optimization of the STT MRAM write operation under process variationsDongsoo LeeKaushik Roy2014IEEE TNANO