Gate stack resistance and limits to CMOS logic performanceRichard A. WachnikS. Leeet al.2013CICC 2013
A fully automated method to create Monte-Carlo MOSFET model libraries for statistical circuit simulationsJing WangHenry Trombleyet al.2012NSTI-Nanotech 2012
Gate stack resistance and limits to CMOS logic performanceRichard A. WachnikSungjae Leeet al.2014IEEE TCAS-I