Full Bottom Dielectric Isolation to Enable Stacked Nanosheet Transistor for Low Power and High Performance ApplicationsJ. ZhangS. Pancharatnamet al.2019IEDM 2019
Mechanism for leakage reduction by la incorporation in a HfO 2SiO2Si gate stackKenzo ManabeKoji Watanabeet al.2013IEEE Electron Device Letters
Full metal gate with borderless contact for 14 nm and beyondSoon-Cheon SeoL.F. Edgeet al.2011VLSI Technology 2011