Band edge high-K /metal gate n-MOSFETs using ultra thin capping layersV.K. ParuchuriV. Narayananet al.2007VLSI-TSA 2007
Band-edge high-performance high-κ /metal gate n-MOSFETs using cap layers containing group IIA and IIIB elements with gate-first processing for 45 nm and beyondV. NarayananV.K. Paruchuriet al.2006VLSI Technology 2006
A 90nm dual damascene hybrid (organic / inorganic) low-k - Copper BEOL integration schemeT. DaltonA. Cowleyet al.2003ADMETA 2003
Design of a high performance PD SOI for the 0.18 μm technology generationM. SheronyS.-H. Loet al.2000ICM 2000
Partially depleted silicon-on-insulator (SOI): A device design/modeling and circuit perspectiveF. AssaderaghiG. Shahidiet al.2000ICM 2000
Partially-depleted SOI compact model - formulation and parameter extractionS.K.H. FungL. Wagneret al.2000VLSI Technology 2000
Integration of copper and fluorosilicate glass for 0.18 μm interconnectionsE. BarthT. Iverset al.2000IITC 2000
Characteristics of vertical p-channel MOSFETs for high density circuit applicationD.S. WenW.H. Changet al.1991VLSI-TSA 1991