High performance and low power transistors integrated in 65nm bulk CMOS technologyZ. LuoA. Steegenet al.2004IEDM 2004
On the integration of CMOS with hybrid crystal orientationsM. YangV. Chanet al.2004VLSI Technology 2004
High Performance CMOS Fabricated on Hybrid Substrate with Different Crystal OrientationsM. YangM. Ieonget al.2003IEDM 2003
A high performance 90 nm SOI technology with 0.992 μm2 6T-SRAM cellMukesh KhareS. Kuet al.2002IEDM 2002
Performance enhancement on sub-70 nm strained silicon SOI MOSFETS on ultra-thin thermally mixed strained silicon/SiGe on insulator(TM-SGOI) substrate with raised S/DB.H. LeeA.C. Mocutaet al.2002IEDM 2002