Assessment of fully-depleted planar CMOS for low power complex circuit operationZhibin RenS. Mehtaet al.2011IEDM 2011
(110) Channel, SiON gate-dielectric PMOS with record high Ion=1 mA/μm through channel stress and source drain external resistance (R ext) engineeringB. YangA. Waiteet al.2007IEDM 2007
High performance 45-nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithographyS. NarasimhaK. Onishiet al.2006IEDM 2006
High performance bulk planar 20nm CMOS technology for low power mobile applicationsHuiling ShangSameer Jainet al.2012VLSI Technology 2012
Hole transport in nanoscale p-type MOSFET SOI devices with high strainH. NayfehS.-J. Jenget al.2007DRC 2007