Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturingH.S. YangR. Maliket al.2004IEDM 2004
MARVEL Malicious alteration recognition and verification by emission of lightPeilin SongFranco Stellariet al.2011HOST 2011
Dual stress liner enhancement in hybrid orientation technologyC. SherawM. Yanget al.2005VLSI Technology 2005