Design optimization for isolation in high wiring density packages with high speed SerDes linksNju NaJean Audetet al.2006ECTC 2006
A CMOS-compatible process for fabricating electrical through-vias in siliconP. AndryC. Tsanget al.2006ECTC 2006
Fullwave simulation and validation of a complex packaging structureB. ArchambeaultS. Connoret al.2006ECTC 2006