The design and implementation of a first-generation CELL ProcessorD.C. PhamS. Asanoet al.2005ISSCC 2005
The design and implementation of a first-generation CELL processorD.C. PhamS. Asanoet al.2005ISSCC 2005
A 6.4Gb/s CMOS SerDes core with feedforward and decision-feedback equalizationM. SornaT. Beukemaet al.2005ISSCC 2005
A 20Gb/s VCSEL driver with pre-emphasis and regulated output impedance in 0.13μm CMOSDaniel KucharskiYoung Kwarket al.2005ISSCC 2005
A 20Gb/s VCSEL driver with pre-emphasis and regulated output impedance in 0.13μm CMOSDaniel KucharskiYoung Kwarket al.2005ISSCC 2005
A 6.4Gb/s CMOS SerDes core with feedforward and decision-feedback equalizationM. SornaT. Beukemaet al.2005ISSCC 2005