Thermal resistance measurements of interconnections and modeling of thermal conduction path, for the investigation of the thermal resistance of a three-dimensional (3D) chip stack
- Keiji Matsumoto
- Yoichi Taira
- 2009
- ISCE 2009
Publications
Date
Featured collections
Popular topics
1 result at ISCE 2009