Sub-picosecond jitter SiGe BiCMOS transmit and receive PLLs for 12.5 Gbaud serial data communicationD. FriedmanM. Meghelliet al.2000VLSI Circuits 2000
2 GHz cycle, 430 ps access time 34 Kb L1 directory SRAM in 1.5 V, 0.18 μm CMOS bulk technologyR.V. JoshiS.P. Kowalczyket al.2000VLSI Circuits 2000
1 GHz leading zero anticipator using independent sign-bit determination logicKyung Tek LeeK. Nowka2000VLSI Circuits 2000
1.6 ns access, 1 GHz two-way set-predicted and sum-indexed 64-kByte data cacheJoel SilbermanNaoaki Aokiet al.2000VLSI Circuits 2000