Publications

Analysis and comparative evaluation of stacked-Transistor half-bridge topologies implemented with 14 nm bulk CMOS technology

• • Pedro André Martins Bezerra
  • R.K. Aljameh
  • et al.
• 2017
• COMPEL 2017